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ABSTRACT
Twenty to fifty percent of the active area of most semicustom
integrated circuits is devoted to combinational logic. Automating
the synthesis and optimization of combinational circuitry can
result in significant improvements in both the design cycle time
and the overall area of the implementation. This thesis presents
a rule-based system that optimizes combinational logic for a
given technology. By performing Boolean function minimization,
decomposition, logic synthesis and a series of local
transformations4, the system achieves area reductions and saves
valuable design time.
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1. Introduction and Background
Optimization of combinatorial logic is a lengthy and
difficult task for circuit designers. Since a significant
percentage of most chips consists of combinatorial logic, this
optimization can take much effort, increasing the overall
turnaround time of the design. In addition, when an existing
design is converted from one technology to another, circuit
designers have to reoptimize the existing implementation to take
full advantage of the target technology. Often this optimization
is not even performed, resulting in unnecessarily large and slow
chips.
This thesis presents a rule-based expert system that
optimizes combinational logic for a specific target technology.
The system consists of four modules, the minimization, decompos
ition, and synthesis module are used to generate a minimized,
multilevel netlist describing the target technology for
optimization module, which performs subsitiutions of equivalent
gate configurations, thereby reducing the overall area of the
implementation and improving the speed of the design.
1.1 Problem Statement
One concept of automated logic design is the conversion
of a functional description to a logic implementation. While such
logic design involves several distinct but interrelated
problems
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(data flow design, control logic design, physical layout, etc.),
the thesis focus here is on methods primarily applicable to logic
optimization.
Current techniques for automatic design of control logic
fall into two broad categories. The first, which we refer to as
two-level design, is characterized by the use of a two-level
disjunctive form (DF) as an intermediate stage in synthesis.
Roughly speaking, these techniques produce a two-level
representation for a function which is to be implemented and
minimize or optimize it further. The resulting representation is
then factored into a network of gates, transistors, PLA's or
other functional units. The key observation concerning this style
of design is that there is an intermediate stage at which all
information about possible algorithms which might have been
contained in the original specification of the function is
discarded. Only information about the function to be computed is
retained.
This approach to automatic design has several
advantages. First, minimization of the DF corresponds to an
optimization in the space of all algorithms for the given
function. This method therefore has the potential to uncover
extremely clever ways to implement the function which may
have
been overlooked by the designer. Second, there is a firm
theoretical foundation underlying this methodology. There has
been much work on Boolean algebra and Boolean functions and
much
of this theory relates to a two-level representation. For
example, there are well understood techniques for taking
advantage of "don't care" information during minimization.
There are also problems with the use of two-level
minimization in the automatic generation of logic. True two-level
minimization algorithms require exponential time; however,
recently a technique has been discovered, ESPRESSO-IIC1, which in
actual examples, comes close to the true minimum and has an
acceptable running time. A more serious difficulty is that the
result of two-level minimization is a network of gates with
unlimited fan-in. Current technologies have fan-in limitations,
so the result of Boolean minimization cannot be directly
realized in any actual technology. The original design may
have had implicit information about the sharing of intermediate
results which would be useful in altering the two-level design to
meet technology requirements, but, in the process of putting the
design into DF and minimizing the DF, this information has been
lost. Rediscovering this information in order to construct a good
multilevel design is the factoring problem, and currently there
is a technique known as weak division6, which takes a two-level
function and creates a multilevel function based on small
subexpressions .
Thds second category of approaches to automatic design
is more closely related to the strategy used in compiling
programming languages and for this reason we will refer to
this
type of design methodology as compiler-like design. In this type
of design, the specification is thought of as both a description
of the function to be implemented and as a high-level description
of an algorithm for implementing it, and throughout the
compilation, information concerning the implied algorithm is
retained whenever possible.
This class of design methodologies has advantages and
disadvantages, which are almost complementary to those of the
two-level approach. Their primary advantage is that information
implicit in the specification is retained throughout the design
process. This permits the process to use insights which the
designer may have included in the description while also
permitting computational efficiency since the factoring problem
is largely avoided.
There are several disadvantages to this type of
approach. First, since no global optimization (in the sense of
Boolean minimization) is performed, the efficiency of the
eventual implementation is limited by the form of the
specification. For example, it is unlikely that a compiler-like
method can accept a specification for a carry-chain adder and
produce the implementation of a carry-lookahead adder. Second,
the available techniques for dealing with redundancy and "don't
care" are in the early stages of development. Finally, there is
no firm mathematical foundation underlying these approaches in
the way that there is a theory relating to Boolean algebra.
1.2 Previous Work
The goal of logic synthesis is to accept functional
specifications for a hardware unit and to generate automatically
a detailed, technology-specific implementation comparable in
quality to that of an experienced engineer. There has been much
work on automating logic design and many effective tools have
been developed to aid the designer. Early work centered on
developing algorithms for translating a boolean function into a
minimum two-level network of boolean primitives14. Latter efforts
attempted to raise the level of specification15. The results
were usually more expensive than manual implementations and did
not take advantage of the target technology. For example, the
ALERT16 system was validated on an existing design, the IBM 1800,
and the implementation produced required 160% more circuits than
the manual design.
In attempts to generate more efficient logic and to give
the user more control over the implementation, other strategies
were tried; computer design language simulation and boolean
translation. These constrain the specification language so that
there is nearly a one-to-one correspondence between the
specification and the implementation. Of course, this constraint
also decreases the advantage provided by the system.
Recently, interest has grown significantly in AI
applications of digital system design. DAS/Logic9 (Design
Assistant Series) is a tool being developed at Carnegie Group
Inc. to aid in the design of integrated circuits. DAS/Logic is a
rule-based system written in OPS52 which refines a textual
behavioral description to a circuit schematic. The system's input
is a high level language description of the target IC's behavior;
the output consists of a set of standard cells and an
interconnection list. The system is separated into four levels.
The first level is the Behavioral level ,which describes the
input/output behavior of a digital system. The next level is the
Generic Logic level. Here, the Behavioral description is
translated into a logic representation. In the third level, the
Committed Logic level, the Generic Logic representation is cast
into the appropriate primitive gates for the implementation
technology. For example, the Generic Logic structure is composed
of AND and OR gates that correspond to the logical form of the
Behavioral description. At the Committed Logic level, the AND and
OR gate structures are changed into NAND or NOR gates. The final
level is the Standard Cell level, where the transistor circuits
required to implement a particular logic function are specified.
A number of research groups are currently exploring
knowledge based approaches to various aspects of VLSI. Here we
describe a knowledge based system called REDESIGN10, which
assists engineers in the redesign of digital circuits to meet
altered functional specifications. Given the redesign goal, the
system generates plausible local changes to make within the
circuit, ranks the changes based on implementation difficulty
and goal satisfaction, and checks for undesirable side effects
associated with the changes. The system provides design
assistance by combining casual reasoning, analyzing the
cause-effect relations of the circuits operation, with functional
reasoning, and analyzing the purposes or roles of circuit
components. Circuit knowledge in REDESIGN is represented as a
network of modules and data paths. The system was developed at
Rutgers University and reached the stage of a research prototype.
1.3 System Approach
Automating the synthesis and optimization of
combinational circuitry can result in significant improvements in
both the design cycle time and the overall quality of the
implementation. Standard techniques, such as two-level minimiza
tion tools, for performing logic level reduction are a major step
in this direction, but they fail to address the actual
circuit-level implementation. Such minimizers will find an
optimal implementa-tion using AND/OR gate, for example, but
cannot easily take advantage of other logic circuits.
This thesis takes a four step approach to the synthesis
and optimization problem for combinational logic. These steps are
(Figure 1.1) :
. minimizing the Boolean equations,
. factoring the two-level functions into multilevel
functions,
. synthesizing an initial network, and
. optimizing the network for a given technology.
During the minimization phase, the set of Boolean
equations describing the desired functions is reduced using
mathematical methods that take advantage of the "don't care" set.
The ESPRESSO-IIC program performs the reductions. In the second
phase, the equations are factored using a technique known as weak
division, which takes a two-level function and creates a multi
level function based on small subexpressions that occur often in
the original function. This tool detects and eliminates multiple
occurrences of the same subexpression, otherwise it would result
in duplicate logic in the synthesized circuit.
In the synthesis phase, an initial network is created by
using a NAND or NOR implementation for target technology.
Finally, this network is optimized for area by performing a
series of local
transformations4'5 on the circuit. These
transformations are formulated as rules to be applied to the
circuit by a rule-based system.
| BOOLEAN FUNCTION j
I I
| MINIMIZATION f^
I I
'1
I
I
ESPRESSO-IIC |
| DECOMPOSITION |
I I
j SYNTHESIS
I
| . AND/OR
| .NAND/NOR
^
I I
j OPTIMIZATION 1
I
I I
| RULE LIBRARY |
I I
LOCAL TRANSFORMATION
NAND/NOR GATE
Figure 1.1 System description
2. Knowledge-Based Expert Systems
In recent years, research in the field of artificial
intelligence has had many important successes. Among the most
significant of these has been the development of powerful new
computer systems known as "expert" or "knowledge-based" systems.
These programs are designed to represent and apply factual
knowledge in specific areas of expertise to solve problems. For
example, collaborative efforts by human experts and system
developers have resulted in systems that diagnose diseases,
configure computer systems, and prospect for minerals at
performance levels equal to or surpassing human expertise. The
potential power of systems that can replicate expensive or rare
human knowledge has led to a worldwide effort to extend and apply
this technology.
An expert system essentially consists of a knowledge
base and an inference engine. The knowledge base contains facts
and rules that use those facts as the basis for decision making.
The inference engine contains an interpreter that decides how to
apply the rules to infer new knowledge and a scheduler that
decides the order in which the rules should be applied. This
organization is shown in Figure 2.1.
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Figure 2 . 1 The structure of an expert system
In expert system, knowledge is used to slove problem and
determine new facts based upon what is already known. The
knowledge should be efficiently usable and easily expandable.
Knowledge, therefore, has to be represented for quick and easy
retrieval, for ease in further expansion and modification, for
use in reasoning or solving a specific problem. In order to
satisfy the various requirements for the knowledge
representat
ion, different techniques have to be used for different types of
knowledge. There are three most widely used in current expert
systems are rules (the most popular), semantic nets and
frames.24
Each technique provides the program with certain benefits, such
as making it more efficient, more easily understood,
or more
easily modified.
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The inference engine uses knowledge in the knowledge
base to solve a specific problem by emulating the reasoning
process of a humnan expert. The approach to solving a problem
consists of searching a solution from a search space. In AI
terminology, the set of all possible solutions is known as the
search space. The inference engine contains problem-solving
strategies that use knowledge in the knowledge base to serch for
a solution.
Recently, the use of knowledge-based expert systems in
digital system design has grown. One of the most successful
applications of such systems is the Rl7 system used at DEC to
configure large computer systems. The rest of this chapter
focuses on rule base systems and describes the applicability of
knowledge-based expert systems to logic design.
2 . 1 Productions systems
A production system consists of a rule base and a
control structure. The rule base is composed of a list of
production rules which are checked repeatedly until a condition
is achieved or rejected. The controls structure determines which
rules should be executed next and executes the actions specified
by the rules.
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A production rule is a statement cast in the form "If
this condition holds, then this action is appropriate." The
Figure 2.2 and 2.3 show a transformation rule is encoded as a
production rule in this system.
B
"X- r . J Y
Figure 2.2 A transformation rule
IF
a NOR inverter is connected to the output of a NOR
gate X and input to another NOR gate Y.
THEN
remove the NOR inverter and NOR gate X from netlist
and connect input A,B to NOR gate Y.
Figure 2.3 A production rule
In the Figure 2-3, the IF part of the productions, called the
condition part, states the conditions that must be present for
the production to be applicable, and the THEN part, called the
action part, is the appropriate action to take.
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The control structure uses a rule interpreter, sometimes
encoded in terms of "metarules" to find the enabled rules and to
decide which rule to apply- One basic control strategy used is
data driven or event driven and starts from the available
information as it comes in, trying to draw conclusions that are
appropriate to the goals. This is how the system in this thesis
works. In production systems this is called a forward chaining
method of inference. We sometimes work the other way, however,
starting from a goal or expectation of what is to happen and
working backwards, looking for evidence that supports or
contradicts our expectation. This is called goal driven or
expectation driven and in production systems it is referred to as
backward chaining, since it requires looking at the action parts
of rules to find ones that would conclude the current goal, then
looking at the condition sides of those rules to find out what
conditions would make them execute, then finding other rules
whose action parts conclude these conditions, and so on.
Data-driven approaches sometimes have the disadvantage of
generating many hypotheses not directly related to the problem
under consideration, while goal-driven approaches have the
disadvantage of perhaps becoming fixed on an initial set of
hypotheses and having difficulty shifting focus when the data
available do not support them.
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Not all expert system are rule-based. Rule-based
systems are particularly attractive when much of the expert
knowledge in the field comes from empirical associations acquired
as a result of experience.
2.2 Applicability of Knowledge-Based System to Logic Optimization
Knowledge-based expert systems are very costly to
implement at the present time. This is mainly because: the lack
of knowledge engineers and adequate sophisticated support tools,
unfamiliarity of knowledge engineers with the application area,
and unfamiliarity of the experts in the application area with
knowledge-based expert system. These characteristics makes it
necessary to evaluate the candidate application areas very
carefully in terms of the applicability of the knowledge-based
expert system approach. Two key ingredients for successful
application of knowledge-based expert systems has been suggested
by the Stanford AI group8: attack problems amenable to the
techniques of applied AI, and consider only important, difficult,
and high-value problems. We look at the above two requirements
in the logic design area.
1. Logic optimization is amenable to the techniques of applied of
AI.
. By accumulating design experience, knowledge-based
expert systems can imitate human problem solving
capabilities more accurately than traditional tools.
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. Since optimization techniques depend heavily on the
target technology, by using a rule-based system,
optimization for different technologies involves only
changing the rule library.
2. Logic optimization is an important, difficult and high-value
problem.
. The large number of conferences organized in computer
aided design of digital system, and the enormous
number of papers published in logic circuit design are
testimony to the importance and difficulty of the
problem.
. Logic optimization is a high-value problem because
auotmatic optimization of logic circuits can improve
both the logic area and design time.
2.3 Advantages and Disadvantages of Knowledge-Based Expert System
In summary, the advantages of knowledge-based expert
systems include: the ease with which human knowledge can be
encoded, the modularity and incremental development of
knowledge-
based expert systems, the ease of modification, and the capabil
ity of knowledge-based expert systems to explain their decisions.
Disadvantages include: their cost of development, the slow
execution speed with present technology, the difficulty of
extracting knowledge from human designers, and the inefficiencies
with modularity maintenance in large systems.
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Despite their disadvantages, knowledge-based expert
systems have proven to be a valuable approach and their
capabilities increase as more applications are attempted, as more
people understand the nature of these systems, and as more
suitable hardware and software tools are developed.
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3. System Implementation
Numerous tools are available that optimize and implement
combinational logic. Most of these tools apply at the Boolean
level, are technology-independent, and generally assume an AND/OR
implementation. Such tools fail to take advantage of the various
types of gates available in a semicustom library. The need for
more flexible and technology-oriented tools was recognized by
Darringer, et al5., who implemented a design system to perform
local transformations at various levels of abstraction. In the
system built for this thesis, the local transformations were
formulated as rules to optimize gate-level circuits for area in
a given technology, and Prolog3 was selected as a formalism to
represent these rules for a rule-based system.
The system is divided into four main parts: a
minimization, mathematical reduction module; a decomposition,
multilevel function creation module; a synthesis, gate-level
implementation module; and an optimization, local transformation
module. This chapter discusses these modules in detail and
describes the rules that the system uses to perform optimization.
The control structure that applies local transformations to the
circuits will also be described in this chapter.
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3.1 Minimization
The goal of building an optimizing digital circuit will
require the efficient manipulation of Boolean logic functions, i
The minimization module reduces the set of Boolean equations
describing the logic by using heuristics that find a minimal set
of prime implicants. In finding this minimal set, the module
takes advantage of the "don't care" set of the function. The
ESPRESSO-IIC program cteated by Brayton et al. in 1982, performs
the reductions. The goals in the design of ESPRESSO-II were
to build a logic minimization tool such that in most cases
. the problem submitted by a logic designer could be
solved with the use of limited computing resources;
. the final results would be close to a global optimum.
Although ESPRESSO-II follows the basic techniques used
in most minimization tools, generation of all prime implicants
and extraction of a minimum prime cover, the algorithms employed
in ESPRESSO-II are new and quite different. Efficient Boolean
manipulation is achieved through the "unate recursive
paradigm"27, which is employed in complementation, tautology and
other algorithms. All of these algorithms make ESPRESSO-II as an
efficient minimization tool for logic functions with more than
30 inputs and outputs and with more than 100 products
terms.
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3.2 Decomposition
One of the problems with using two-level minimization is
that the result of two-level minimization is a network of gates
with unlimited fan-in. This part describes a technique that re
constructs a multilevel function for logic design by identifying
subexpressions common to two or more functions. By creating a new
variable to represent such subexpressions, we also reduce the
complexity of the original function at the cost of adding a new
intermediate function. In general, this reduces the number of
logical components required to implement the set of functions.
The decomposition approach is algebraic as opposed to Boolean.
The result is an algorithm, which, by successive substitution
of new variable for common subexpression, simplifies a set of
functions until they are "relative prime".
Given a set of Boolean expressions, our aim is to pull
out common subexpressions, consisting of two or more cubes (a set
of variables) , until the expression becomes relatively kernal
(subexpression) free. It is then easy to locate single cubes
dividing two or more functions. By pulling these out as well, we
can reduce our expression to a set whose only common divisors are
single variables. At this point the expression can be implemented
independently with no loss of efficiency; all global commonality
has been identified. Let f and g be expressions, and let v
be a variable appearing in neither. Let r(f,g) denote the set
f - (f/9)9/ the remainder resulting from the division of f by
g.
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Then the substitution s(v,g,f) of v for g in f is the expression
(f/g)v + r(f,g). If g is A + B, f is C(A + B) + D, then s(x,g,f)
= Cx + D. The kernal (common subexpression) A + B is pulled out
from f and g, and replaced by a new variable x. The algorithm for
computing f/g and kernal are shown below.
To compute f/g:
1. Let g = {a^} and for each i set h^ = {bj | ajbj ^ f).
2. Set f/g = h^.
To compute kernal (f):
We number the literals appearing in f as li#l2 in-
Let kernal (0,f) = kernal (f). Set kernal (f) = p.
| o | = number of cubes in f.
kernal (k, f ) :
For i = k + 1 to n
Let c = f/li
if |c| > 2 and i = n then
kernal(lj_,f) = c
else if |c| > 2 then
kernal (lj.,f) = kernal (i,c)
if kernal (f) (1 kernal (liff) = p then
kernal (f) = kernal (f) f\ kernal (li,f)
else
kernal (f) = kernal (f) U kernal (li,f)
next i
21
We now describe the first step of decomposition, which
identifies expressions consisting of two or more cubes that
occur in several functions. This process is called
"distillation"6.
The Distill Algorithm:
1. Generate all kernals for each function.
2. Select a pair kernals (k,k'), where ke f^t k' e fj ,
i ? j, . such that |k fi k'| > 2. if no such pair
exists, stop.
3. Record (v,K A K') for some new variable v.
4. Set f^ = s(v,k fl k',fj.) for each function.
5. Go to 1.
The total number of variables in the function decreases
with each pass, hence the algorithm terminates. The particular
pair k A k' selected in step 2 can influence the quality of, the
resulting decomposition. In the program, a useful heuristic is to
select the pair whose substitution most reduces the number of
variables appearing in the functions. This heuristic was imple
mented by recording each subexpression produced from the interse
ction of kernals, the subexpression appearing most often in the
record is chosen for the step 2 .
To complete the decomposition process, the next step is
to pull out those cubes consisting of more than two variables
that exist in several functions. This process is referred to as
"condensation" 6
.
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The Condense Algorithm:
1. Select cubes, c6 f^ and c'6 fj, i f j# such that
|c fi c' | > 2. if no such pair exists, stop.
2. Record (v,c A C) for some new variable v.
3. Set f-[ = s(v,c A c',^) for each function.
4. Go to 1.
The total decomposition process consists of distillation
followed immediately by condensation. The pairs (v,c fi C)
generated by condensation are added to the list of (v,k fi k')
produced by distillation. As before, a selection heuristic can
be applied in step 1.
Example: Let f = AB(C(D + E) + F + G) + H and
g = AI(C(D +E) + F + J) + K
Distillation:
Pass 1: kernal (f) = D + E; kernal (g) = D + E
|k fi k' | = D + E > 2
set L = D + E
then f = AB(CL + F + G) + H
g = AI(CL + F + J) + K
Pass 2: kernal (f) = CL + F + G
kernal (g) = CL + F + J
set M = |kAk'| = CL + F > 2
then f = AB(M + G) + H
g = AI(M + J) + K
now f and g are relatively kernal free.
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Condensation:
Pass 1: set N = ABM C\ AIM = AM > 2
then f = B(N + AG) + H
then g = I(N + AJ) + K
the substitution list is:
L = D + E
M = CL + F
N = AM
The decomposition takes about 14 minutes for a
combinational logic with 12 outputs, 37 inputs and 14 0 product
terms, but the running time is mostly spent in doing the
intersection for each kernal. Since we try to select a common
subexpression that appears most often in the functions, we need
to generate all common subexpressions and compare each of them in
reducing the number of variables in the functions. If we organize
these common subexpressions according to their appearance times
and let the process go back to step 2 to select the second order
of subexpression after substituting a new variable for the
functions, then the running time is largely reduced by skipping a
lot of time spent in doing the intersection. When this algorithm
is applied to a sample with 29 functions having 23 input
variables, it takes about 5 hours compared with the first
algorithm which takes 13 hours to decompose this sample. It saves
up to 70% of the CPU time in
the Pyramid 90/X. The savings of
time depends on the size of the functions. Of course, since this
algorithm can not always select the best common subexpression, it
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results in many more logical components than the first algorithm.
The algorithm listed below is called "fast decomposition" and
the first algorithm is called "optimal decomposition".
The Distill Algorithm:
1. Generate all kernals for each function.
2. Select a pair, where ke fi, k'efj# such that
|k fi k'|>2. This process proceeds repeatedly until
every kernal has been selected, then these subexpres
sions (|kfi k'|) are ordered according to their
appearance times. If no subexpression exists, stop.
3. Select first common ubexpression, if no such common
subexpression exists, go to 1.
4. Record (v, k fi k') for some new variable v.
5. Set f^ = s(v,kfi k',fi) for each function.
6. go to 2 .
The first step of Condense algorithm is also modified.
1. Select cubes, c f^, c' e fj , such that |c fi
c' |>2.
This process proceeds repeatedly until every cube has
been selected, then these subexpressions (|c (\ c'|)
are ordered according to their appearance times, if
no subexpression exists, stop.
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Now we look another example that has more structure than
the first one. The incoming data and resulting design for part of
a 16-bit bus structure are shown below. The varl through var8 are
new variables and the common subexpressions associated with them.
the incoming data:
f3 = h'i'j'k'r + e'f'ar + c'ap'r + b'ap'r + d'ar + aps + h'i'jkr
+ h'ikl'r + d'hjkl'r + b'hjk'l'p'r + e'hjkl'f'r + c'hjkl'p'r
+ hjkl'ps
f4 = h'i'j'k't + c'ap't + b'ap't + e'f'at + d'at + apu + h'i'jkt
+ h'ikl't + e'hjkl'f't + d'hjkl't + c'hjkl'p't + b'hjkl'p't
+ hjkl'pu
f5 = h'i'j'k'v + d'av + b'ap'v + c'a p'v + e'f'av + apw + h'i'jkv
+ h'ikl'v + c'hjkl'p'v + e'hjkl'f'v + b'hjkl'p'v + d'hjkl'v
+ jhkl'pw
f6 = h'i'j'k'x + d'ax + c'ap'x + b'ap'x + e'f'ax + apy + h'i'jkx
+ h'ikl'x + c'hjkl'p'x + b'hjkl'p'x + d'hjkl'x + e'hjkl'f'x
+ hjkl'py
f7 = h'i'j'kz + d'az + b'ap'z + e'f'az + c'ap'z + apal + h'i'jkz
+ h'ikl'z + c'hjkl'p'z + b'hjkl'p'z + e'hjkl'f'z + d'hjkl'z
+ hjkl'pal
f8 = h'i'j'k'bl + e'f'abl + d'abl +
ikl'bl + e'hjkl'f'bl
hjkl'p'bl + hjkl'pcl
f9 = h'i'j'k'xl + ap'xl + apdl + h'i'jkxl + h'ikl'xl + hjkl'p'xl
hjkl'pdl
flO = h'i'j'k'el + ap'el + apyl + h'i'jkel + hikl'el + hjkl'p'el
+ hjkl'pyl
fll = h'i'j'k'gl + ap'gl + apfl + h'i'jkgl + hikl'gl + hjkl'p'gl
+ hjkl'pfl
fl2 = h'i'j'k'il + ap'il + aphl + h'i'jjil + h'ikl'il + hjkl'p'il
hjkl'phl
c'ap'bl + apcl + h'i'jkbl
+ h'ikl' + d'hjkl'bl + b'hjkl'p'bl
+ c' j l'
26
The results of decomposition are shown below. Each of the lines
numbered 1 throgh 8 gives a subexpression and the new variable
associated with it. For example, the line numbered 1 associates
the new variable varl with the expression j'k'+jk. The variable
varl is used in place of the expression j'k'+jk for the functions
that contain the expression j'k+jk.
1. varl = j 'k' + jk
2. var2 = a + hjkl'
3. var3 = ikl' + varli'
4. var4 = b' + c'
5. var5 = e'f + d' + var4p'
6. var6 = var3h' + var5var2
7. var7 = var2p' + var3h'
8. var8 = var2p
f3 = var6r + var8s
f4 = var6t + var8u
f5 = var6v + var8w
f6 = var6x + var8y
f7 = var6z + var8al
f8 = var6bl + var8cl
f9 = var7xl + var8dl
flO = var7el + var8yl
fll = var7gl + var8fl
fl2 = var7il + var8hl
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3.3 Synthesis
The synthesis module translates a Boolean function into
a gate-level implementation. Two synthesis modules were built,
one that generates an AND/OR implementation of the function
derived from the previous module and one that generates a NAND
or NOR implementation for particular target technology from the
AND/OR implementation.
The first synthesis module is relatively straight
forward and implements the function as an interconnected netlist.
The second synthesis module converts the netlist to a network
composed of NAND gates or NOR gates. This conversion is carried
out by using F = (F')' and then applying DeMorgan's laws:
(Xx + X2 + + Xn) ' = Xx* x2'...
Xn'
(Xx X2 ... Xn) ' =
Xx' + X2' + ... + Xn'
The Figure 3.1 illustrates conversion of two-level forms.
A.
B B
A+B A4-B
AB
A-
B"
tXj
B
AB
MD-'rO-O
A+B AB
Figure 3.1 NAND/NOR Implementation
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The above conversion produces a lot of cascaded inverters in a
multilevel netlist, but since the double inversion does not alter
a logic function, it should not appear in network. In this
module, the conversion is performed by using rules and by passing
an output signal to the next lower level, so that the cascaded
inverters are not found in the NAND/NOR implementation. The
output signal tells a gate that its output is logic 0 or logic 1
when it is converted from AND/OR logic to NAND/NOR logic. The
number of gates cascaded in series between a network input and
the output is referred to as the number of 'levels' of gates. The
highest level is the network output. As shown in Figure 3.2, the
network has 4 levels, the first level is gates, the fouth level
is gatel. The logic conversion is started from the gates that are
in the highest level. The rules for obtaining the NOR network
from a AND/OR netlist are as follow:
1. If the output signal is 1 and the gate is an AND gate,
then change the AND gate to NOR gate and pass a 0
signal to the gates that are in the next lower level.
2. If the output signal is 0 and the gate is an AND gate,
then change the AND gate to NOR gate followed by a NOR
inverter, and pass a 0 signal to the gates that are in
the next lower level.
3. If the output signal is 1 and the gate is an OR gate,
then change the OR gate to NOR gate followed by a NOR,
inverter, and pass a 1 signal to the gates that are
in
the next lower level.
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4. If the output signal is 0 and the gate is an OR gate,
then change the OR gate to a NOR gate and pass a 1
signal to the gates that are in the next lower level.
The rules for obtaining the NAND network from AND/OR
implementation are exactly the same as for NOR network except the
signal is as opposed as NOR logic. A fan-in constraint has been
added for the NAND implementation so that a NAND gate can have no
more than four inputs in a NAND gate. An example to illustrate
these rules is provided below.
Figure 3.2 is traced from gate 1 which is an OR gate
with an output signal 1. After applying rule 3, gate 1 is changed
to a NOR gate followed by a NOR inverter, and a signal 1 is
passed to level 3 which includes gate 2 and gate 3. Since gate 2
is an AND gate with an output signal 1, rule 1 is selected and
applied in netlist resulting in a NOR gate and a signal 0 for
next lower level (level 2) . Gate 4 is also an AND gate but with
an output signal 0, by applying rule 2, the AND gate is replaced
by a NOR gate with an inverter and a signal 0 for level 1. Rule 4
translates gate 5 from an OR gate to a NOR gate and passes signal
1 to input variable A. The process backtracks to input variable B
and finishes conversion in level 1. Since D and F are input
variables, there is no gate connected to gate 2 and gate 4, the
process goes back to gate 1. Before going to gate 3 it should be
mentioned that the AND/OR implementation still exists in the data
base. Gate 3 is replaced by a NOR gate, and an inverter, and a
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signal 1 for gate 5 that we mentioned before still exists. Gate 5
is translated to a NOR gate and an inverter but the NOR gate with
input A, B can be found in the network, so only the inverter is
added to the netlist. The process is stopped until the NOR
implementation has been completed.
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Figure 3.2 before synthesis
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Figure 3.3 after synthesis
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3.4 Optimization
The optimization module performs a succession of
substitutions on an existing netlist, similar to the way an
experienced designer manipulates a design to achieve greater
efficiency. The module consists of a knowledge base and a control
structure.
The system optimizes a circuit by performing a series of
local transformations to that circuit. In performing each
transformation, the program replaces a given configuration of
gates by another functionally equivalent configuration of gates.
These transformations are always applied in such a way as to
reduce circuit areas and produce more optimal circuits. The
example of such a transformation rule was shown in chapter 2.
The control structure of a rule-based system directs the
application of the rules. During the application, a meta-rule
determines what rules or sequences of rules are applicable to the
circuit.
3.4.1 Knowledge-Base
In the system, a rule is a mechanism to replace a
portion of a circuit by a functionally equivalent but more
desirable circuit portion. Rules are sorted as a
netlist
describing a target configuration to be recognized in the
circuit
and an associated action detailing how to build the
replacement
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configuration. Substituting the replacement configuration for the
target configuration is to reduce the overall area of the
circuit.
During the building of the rule library, it became
apparent that a large numbers of rules differing from each other
by the number of input variables existed. To reduce the number of
these equivalent rules, we incorporated these rules to a general
rule. A rule represented in Prolog is shown in Figure 3.4. The
"adjust_netlist" clause removes the NOR inverter G2 and NOR gate
G3 from netlist and connects the input variable A and B to NOR
gate Gl.
A
B
S3
A
c o
nor_rule_l(X,Y)
:-
node_(nor,Y,Z) ,
inverter (nor,Y,Z) ,
gate_(nor,Z,Vars) ,
adjust netlist(nor,X,Y,Vars) .
Figure 3.4 A rule represented in Prolog
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The rules within rule library are ordered by their desirability.
A meta-rule in the system determines the appropriate order of
rules based on how many times a rule has been used in the
circuit. There are sixteen rules in the system now (see Appendix
C) , half for NOR implementation half for NAND. The control
structure will use rules from the first rule until there is no
applicable rule in the knowledge base. Although these rules are
specific to a given technology, optimization for different techn
ologies involves only changing the library containing the rules.
3.4.2 Control Structure
A problem-solving that uses forward reasoning and whose
operators each work by producting a single new object a new
state in the database is said to represent problems in a state
space
representation.24 The problem of producing a state that
satisfies a goal condition can now be formulated as the problem
of searching a graph to find a node whose associated state
description satisfies the goal. The graph, which grows as the
search proceeds, will be referred to as a search graph or search
tree.
Optimization of combinational logic through successive
transformations can be translated to the problem of optimally
traversing a state space. The nodes of
this graph are the
implementations of the circuit, and the arcs represent rule
applications. The root of the tree corresponds to the
current
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implementation. Optimization is equivalent to finding a path from
the initial circuit configuration to an optimal configuration.
The process of finding this path is refered to as a state space
search. The state space search strategy used in this system is
presented below. The strategy uses heuristic information to
decide which node to expand next, the information is provided by
a meta-rule.
select rule
for each rule R in some class C
for each gate G in the circuit
if the target for R matches at gate G
then apply rule go back to select rule
The value of C controls what a given technology is optimized. For
instance, when optimzing for NOR gate, the class of NOR rules are
used. The first step of the system selectes rules based on the
ordering of the knowledge base, always applying the first
applicable rule in the knowledge. The above search strategy is
called a best-first search.
We use an example to explain how a state changes to
another, and how the state describing a
target configuration
matches the condition part of a selected rule. The
forward
chaining inference method
will be used to implement the matching
operation; it starts from the available information
and try to
infer the conclusions that are
appropriate to the goal. When the
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search function is called, it is given two arguments: a rule, and
a gate at which the search function should begin. Figure 3.5
shows a sample netlist, a portion of a circuit, and a rule to be
applied in that circuit. In searching, the controller first
checks if gate Gl is a NOR gate. If so, then the controller
selects one input from the input variables of gate Gl. If P2 is
an input variable for gate Gl and connects to another NOR gate
G2, then the controller checks to see if gate G2 is an inverter.
Since the G2 is not an inverter, the searching activity fails. At
this point a condition cannot be met, so the controller back
tracks by returning to the last selection it made and making a
different choice. Backtracking continues until the rule's
condition part has been satisfied, or until all possible choices
have been rejected. As this example illustrates, the controller
goes back to Gl and takes another choice. P3 is an another input
variable for gate Gl and connects to a NOR gate G3. Since the
gate G3 is an inverter between gates G4 and Gl, the rule is
executed and a replacement function is called to perform a
transformation for the circuit. The replacement function is
contained in each transformation rule.
In order to make the control structure more flexible, a
meta-rule was implemented in the system. As noted above, the
meta-rule determines appropriate order of the transformation
rules. By adjusting these rules, control structure can be
used
perhaps with a better result.
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A sample netlist:
(nor,pl,p2,p3)
(nor,p2,p4,p5)
(nor,p3,p6)
(nor,p6,p7,p8)
A rule selected by control structure:
nor_rule_l(X,Y) :-
node_(nor,Y,Z) ,
inverter(nor,Y,Z) ,
gate_(nor,Z,Vars)
adjust_netlist(nor,X,Y,Vars)
PI
P2
PL
PS
>
Gt-
GZ
PC
Gl
P2
P3
Gl
PI
Nt'
PL.
P O-i
PI <*
PS'
P2
Gl
Pi
Figure 3.5 Logic optimization represented in state space
search, each circuit configuration is a state.
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3.5 Program Organization
The minimization module is written in C, and the other
modules are written in Prolog. The reason for this division is
that the minimization module uses ESPRESSO-IIC to perform
reduction, whcih manipulates matrices during minimization, and
are much easier to implement in a conventional language. The
other modules are implemented in Prolog based on following
observations: In Prolog it is easy to represent the functional
behavior of gates, all the transformations needed for the system
can be entered as rules and implemented in Prolog, and Prolog
provides an efficient pattern-directed inference tool.
3 . 6 Input and Output
The input of the system is in sum of products function
set or in a truth table including input and output variables. The
system output is in form of a netlist which describes target
logic type, output variables and input variables. The following
netlist is a sample output (Figure 3.6).
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(nor , f12 ,norl , nor2 )
(nor,norl,gate22,il)
(nor,gate22,/p,var2,/hl)
(nor, /hi,hi)
(nor,/p,p)
(nor ,var2 , gate39 , a)
(nor,gate39,l,/k,/j,/h)
(nor,/k,k)
(nor,/j,j)
(nor,/h,h)
(nor , nor2 , nor21 , gate47 , gate46)
(nor,gate47,h,var3)
(nor,var3,gate41,gate40)
(nor, gate41,i,varl)
(nor ,varl , gate3 8 , gate37 )
(nor,gate38,/k,/j)
(nor,gate37,k, j)
(nor,gate40,l,/k,/i)
(nor,/i,i)
(nor,gate4 6,p,var2)
(nor , nor2 1 ,var2 , /hi )
Figure 3.6 A sample output
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4. Conclusion and Future Work
This thesis has described the development of a system
that is capable of automatically synthesizing and transforming
functional specifications into gate level implementations. The
system is implemented as a rule-based system because it works
without an established algorithm and is easy to modify according
to the target technology. The system progresses through four
distinct modules during the design process: Minimization,
Decomposition, Synthesis and Optimization. For larger examples
above 100 gates, the system achieved area reductions ranging from
20% to 30% from unoptimized circuits, these results are
comparable to the result of manual optimization. The
flexibility of the system is largely due to its separation into
independently useful modules. It may be use for translating two-
level functions to a multilevel implementation, generating a
circuit, or optimizing an existing circuit. In any of these
applications, the system saves valuable time and space.
Future work can be classified into two categories:
enhancements to the system to improve its present performance;
and new approaches to logic design.
1. An Additional feature to improve system performance includes
building a rule entry module to help users easily extend the
knowledge base. The rule entry module would automatically
generate a pattern describing the target configuration and an
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action describing how to replace it with the replacement
configuration .
2. New approaches include extension of the current NAND/NOR
implementation to other gates available in gate-array or
standard cell libraries, and consideration of the fan-in and
timing constraints.
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Appendix A. User's Manual
NAME
preopt - generate Prolog accepted form from truth table
SYNOPSIS
preopt [file]
DESCRIPTION
preopt generates a form suitable for Prolog from a truth
table which defines a set of Boolean functions. If no output
file is specified, the default output file "_opt " is
generated (e.g. test_opt) . Since Prolog does not accept a
period within file name, all the file name including a
period will be changed to "_".
Input to preopt is in the form of truth table, that is the
output from Espresso-IIC program. Comments are allowed within
the input by placing a pound sign (#) as the first character
on a line. Comments and unrecognized keywords are passed
directly from the input file to output file. Any white-space
(blanks, tab, etc.) is ignored. Output is used as input for
loqopt (see Figure A.l). The example in appendix B will show
how the program progresses.
The following keywords are reserved for the system use, they
should not appear in the input file for input variable or any
other variable.
key words: gate(n), var(n), inv, in, out, nor(n), nand(n),
norgate(n), nandgate(n).
the (n) means 1, 2, 3 n. (e.g. varl, var2, var3 varlO)
SEE ALSO
Eqntott ,Espresso
NAME
logopt - combinational logic optimization
SYNOPSIS
logopt [option] [type] [file]
DESCRIPTION
logopt takes as input a two-level Boolean functions
optimized functional equivalent netlist. The system consists
of four distinct modules: minimization, decomposition,
synthesis and optimization. The optimization module is
implemented by a rule-based system.
loqopt reads the file provided, performs the optimization for
logic area, and writes an optimized netlist to a default
output file "_out" (e.g. test_out) if no output file is
specified. The system generates a command file "_com"
(e.g. test_com) for Prolog programming, it can be deleted
after running.
"type" specifies the target technology for the system. The
allowed types are -nand for NAND gate, and -nor for NOR gate.
The output netlist only includes NOR gate if -nor type is
specified.
"option" specifies boolean function decomposition which
creates multilevel function by identifying common sub
expression from a two-level function. The allowed options
are -f for " fast decomposition", and -o for "optimal
decomposition". Although "fast
decomposition" saves a lot of
time, the logic area is its tradeoff.
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1
1 Boolean Function j
1
| Eqntott
sir
1
1 Truth Table |
1
| Espresso-IIC (Minimiz
| Truth Table |
| After Minimization |
1
| Preopt
| Prolog |
| Accepted Form j
1
| Logopt (Optimization)
1 1
| Netlist |
Figure A.l Program Organization
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Appendix B. Example
Example 1
/* input data (sample, bol) */
r0 = b&c&d&e&h& ! i & j & k & ! 1 5
f 0 = b&c&d&t&h& ! i & j & k & ! 1 ;
1-0 = d&e&h&i&.j& k & ! 1 & o ;
f 0 = d & f & h & i & j & k & ! 1 & o ;
f 0 =!d&e&h&i&j& k & ! 1 & r.i & n ;
1 W = ! d & f & h & i & j & k & ! 1 & m & n ;
|-0 = a & b & c & d & e ;
f0 = a & b & c & d & f ;
1-0 - a & ! d & g ;
1-0 = a i- !e S- !f g ;
f0 - ! d & g & ! i & j & k & ! 1 ;
I 0 = ! 3 & !f&g&!i&j&k&!l;
f0 = g & ! h & 1 & k & ! 1 ;
1 0 = g & ! h & .j & k & ! 1 ;
lr0 = g & ! h ! i & ! j & ! k ;
f 0 = ! h & ! i & .i & k & 1 & ! p ;
1-0 = d & ! e & ! f & h & i & j & k & ! 1 & rn 5
f = !d&e&!h&ii&.j&k&l& m & n & ! p
f = ! d & f & ! h & ! i & j & k & 1 & rn & n & ! p
f = d & ? & ! h & ! 1 & j & k & 1 & o & ! p ;
f = d & f & ! h & ! i & J & k &
l'
& o & ! p ;
f = d & e & h & ! i & j & k & ! 1 & o ;
f = d & f & h & ! i & j & k & ! 1 & o ;
f = a & ! d & e & rn & n ;
f - a & ! d & f & rn & n ;
f = a & d & e o ;
f = a & d & f & o 5
f = ! d & ! i & j & k & i 1 & q
if - ! e & I f & ! i & j & k & ! 1 & q
f = d&!e&!f&!h&!i&.j& k & 1 & rn & ! p
f = ! h & ! i & J k & q ;
f = ! h & ! i & ! j & ! k & q ;
f = ! h & i & k & ! 1 & q ;
f = a & d & ! e & ! f & m ;
f3 = a & ! b & ! p & r ;
f3 = a & !c & !p & r ;
f3 = ! b & h & j & k & ! 1 & ! p & r ;
f3
f 3
f3
f3
f3
f3
f3
f3
t"3
f 3
f4
f4
f4
f4
r"4
f 4
f4
f4
f4
f4
f4
f4
f4
t5
f5
ffj
fS
f5
f5
f5
f5
f 5
f5
f5
f5
f5
fb
f6
fb
fb
fb
ffc
fb
f6
fb
f&
f&
f6
f6
f 7
f 7
f7
!c &
a &
a &
!d &
!e &
!h &
!h &
!h &
a &
h &
a &
a &
! b &
!c &
a &
a &
! d &
e
h &
!d &
!e &
h S,
! f
! i
! i
i &
p &
j &
! b &
j & k & ! 1 & ! p &
! c
h
h
!d
i
!h
(h
!h
a &
h &
a &
a &
! b &
!c &
a &
a &
!d &
! e
!h
!h
!h
a &
h &
a &
a &
! b &
!c &
a &
a &
!d &
e
&
&
&
&
p &
h &
! f
! l
! i
i &
p &
J &
! b &
Ic
h
h
id
!e
h
! f
! l
i &
p &
j &
! b &
!c
h
h
Id
!e &
h &
i
!h
!h
&
&
&
!h
a &
h &
a &
a &
! b
i
i l
i &
p &
J &
! b &
!c &
h &
! f & r
j & k &
& h & j
& !.j & !
& j & k
k & ! 1
k & ! 1 &
! p & t
! p & t
j & k &
j & k &
t ;
! f & t
j & k &
& h &
.j
& ! j & !
& j & k
k & ! 1
u ?
k & ! 1 &
! p & v
! p & v
.j
& k &
j & k &
v ;
! f & v
j & k &
& h & j
& !
.j & !
& j & k
k & ! 1
w ;
k & 11 &
! p & x
! p & x
j & k
j & k &
x ;
! f & x
j & k &
& h & j
& !j & !
& .1 & k
k & ! 1
y ;
k & ! 1 &
! p & z :
! p & z
.j
& k &
! 1 & n
& k & ! 1
k & r ;
& r ;
& r ;
p & s ;
5
?
! 1 &
! 1 &
!p &
!p &
! 1 & t
& k & ! 1
k & t ;
& t ;
& t ;
p & u ;
1 & ! p &
1 & ! p &
! 1 & v -,
& k & ! 1 &
k & v 5
& v ;
& v :
p & w
t ;
& t ;
v
v
V
&
&
!p &
!p
! 1 & x ;
& k & ! 1 &
k & x ;
& x ,
& x ;
p & y ;
1 & ! p &
1 1
f7 =
f7 =
f7 -
f7 =
f"7 =
f7 =
f7 =
f7 =
f7 =
f7 =
f8 =
f8 =
fB =
fa
fa =
fa =
fa =
fa =
fa =
fa =
fa =
fa -
fa =
fd =
f9 =
f9 =
f9 =
f9 =
f9 =
f9 =
f 10
f 10
f 10
f 10
f 10
f 10
f 10
f 11
f 11
f 11
f 11
f 11
f 11
f 11
f1
f1
f1
fi
f 12
f 1
f1
!c &
a &
a &
!d &
! e
!h
!h
ih
a &
h &
a &
a &
! b &
!c &
a &
a &
!d &
!e
!h
!h
!h
a
h &
!d
!e &
h &
! f
! i
! i
i &
p &
j &
! b &
!c &
&
h
a
h
a
h
&
&
&
&
&
I h
!h
!h
a
h
a
h
!h
!h
!h
a &
h &
a &
h &
!h
!h
!h
a &
h &
a &
h &
!h
!h
!h
h
h
!d is
le &
h &
! f
! i
I i
i &
p &
J &
!p &
j
P &
J &
! i
I i
i &
!p
j &
p &
j *
& ! i
& ! i
& i
!P
j &
p &
J &
& ! i
& ! i
& i
! P
J &
p &
j *
& ! i
& ! i
& i
j & k & ! 1 & ! p & z 5
2 5
! f & z ;
j & k & ! 1 & z ;
& h & j & k & ! 1 & z ;
& !
.j & ! k & z ;
& j & k & z ;
k & ! 1 & z ;
al ;
k & 11 & p & a 1 ;
! p & b 1 ;
! p & b 1 ;
j & k & ! 1 & ! p & b 1 ;
.j & k & ! 1 & I p & b 1 ;
bl ;
! f & b 1 ;
. j & k & ! 1 & b 1 ;
& h & j & k & 11 & bl ;
& !
.i
& ! k & b 1 ;
&
.j
& k bl ;
k & ! 1 & bl ;
cl ;
k & ! 1 & p & cl ;
xl ;
k ! 1 & ! p & x 1 ;
dl ;
k & ! 1 & p & d 1 ;
! j & ! k & x 1 ;
& j & k & x 1 ;
k & ! 1 & x 1 ;
& el ;
k & ! 1 & ! p & e 1 ;
yi ;
k & ! 1 & p & y 1 ;
& !
. j & ! k & e 1 ;
&
.j
& k 8- el ;
& k & ! 1 & el ;
& gl ;
k & ! 1 & ! p & g l ;
fi ;
k & ! 1 & p & f l ;
& ! j & ! k & g 1 ;
& j & k & gl ;
& k & ! 1 & g 1 ;
& il ;
k & ! 1 ! p i 1 ;
hi ;
k & ! 1 * p & h 1 ;
& ! . j & ! k & i 1 ;
& j & k & i 1 ;
& k & ! 1 & i 1 ;
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step 1: eqntott -r- -1 sample, bo 1 > sample, eqr,
/ * sa rn p 1 e . aqn * /
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. Ci 1
. na sample
- .i 1 b b c d e h i j k 1 f o m n a g p q r s t u v w x y z a l b 1
c 1 x 1 d 1 el yl gl fl il hi
.ob f0 f f3 f4 fS fb f7 fa f9 fl0 fll fl
. p 1 4 0
0000 1.
0000 1
0 ! ..0 jl
0 1 1
0 1-0 1
-0 1-0 1
0 1-0 1
-0 1-0 i
0 0 0 0 0 0 0 0 0 0 0 :t.
0 0 0 0 0 0 0 0 0 0 1 0
0 0 0 0 0 0 0 0 0 1 0 0
0 0 0 Ll 0 0 0 0 1 0 0 0
0 0 0 0 0 0 0 1 0 0 0 0
0 0 0 0 0 0 1 0 0 0 0 0
0 0 0 0 0 1 0 0 0 0 0 0
0 0 0 0 1 0 0 0 0 0 0 0
0 0 0 1 0 0 0 0 0 0 0 0
0 0 T 0 0 0 0 0 0 0 0 0
0 1 0 0 0 0 0 0 0 0 0 0
1 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 1
0 L.I 0 0 0 0 0 0 0 0 1 0
0 0 0 0 0 0 0 0 0 1 0 0
0 0 0 0 0 0 0 0 1 0 0 l.'l
0 0 0 0 0 0 0 3 0 0 0 0
0 0 0 0 0 0 0 1 0 0 0 0
0 0 0 0 0 0 0 1 0 0 0 0
0 0 0 0 0 0 0 1 0 0 0 0
0 0 0 0 0 0 1 0 0 0 0 0
0 0 0 0 0 0 1 0 0 0 0 0
0 0 0 0 0 0 1 0 0 0 0 0
0 0 0 0 0 0 1 0 0 0 0 0
0 0 0 0 0 1 0 0 0 0 0 0
0 0 0 0 0 1 0 0 0 0 0 0
0 0 0 0 0 1 0 0 0 0 0 0
0 0 0 0 0 1 0 0 0 0 0 0
0 0 0 0 1 0 0 0 0 0 0 0
0 0 0 0 1 0 0 0 0 0 0 0
0 0 0 0 1 0 0 0 0 0 0 0
0 0 0 0 1 0 0 0 0 0 0 0
0 0 0 1 0 0 0 0 0 0 0 0
0 0 0 1 0 0 0 0 0 0 0 0
0 0 0 1 0 0 0 0 0 0 0 0
0 0 0 1 0 0 0 0 0 0 0 0
0 0 1 0 0 0 0 0 0 0 0 0
IV
-0-
13-
-0-
-0
0
-0
00
00
00
00
00
00
00
00
00
00
-0 0
00
0-0
0-
0-0
-0--0
00
-0-00
01
01
01
01
01
01
01
01
01
01
01
01
1-
1-
1-
1-
01-
-0-1-
-0-
-1- 1 1
-Ci 1-
-121-1.
1
1-
1
1-
1 1
1 1
i 1
1 1
1 1
1 1
1 1
1 1
11
1 1
1 1
1 1
11
1 1
i i
1 1
i 1
1 1
-1
-l
-l
-1
-i
-1
-1
-1
-1
-1
-1
-1
11
11
11
ll
1 1
11
1-
-l
0-
00-
0
00-
0--
1
11-
0--
0--
0--
0
0--
0--
0--
0
0--
0
0
0
0--
0--
0
0
00-
0
1
0-
1 1 0"
-1
-0-
-0-
-0-
-0-
0 0 1 0 0 0 0 0 0 0 0 0
0 0 1 0 0 0 0 0 0 0 0 0
0 0 1 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 1
0 0 0 0 0 0 0 0 0 0 1 0
0 0 0 0 0 0 0 0 0 1 0 0
0 0 0 0 0 0 0 0 1 0 0 0
0 0 0 0 0 0 0 1 0 0 0 0
0 0 0 0 0 0 1 0 0 0 0 0
0 0 0 0 0 1 0 0 0 0 0 0
0 0 0 0 1 0 0 0 0 0 0 0
0 0 0 1 0 0 0 0 0 0 0 0
0 0 1 0 0 0 0 0 0 0 0 0
1 0 0 0 0 0 0 0 0 0 0 0
1 0 0 0 0 0 0 0 0 0 0 0
0 1 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 1
0 0 0 0 0 0 0 0 0 0 1 0
0 0 0 0 0 0 0 0 0 1 0 0
0 0 0 0 0 0 0 0 1 0 0 0
0 0 0 0 0 0 0 1 0 0 0 0
0 0 0 0 0 0 1 0 0 0 0 0
0 0 0 0 0 1 0 0 0 0 0 0
0 0 0 0 1 0 0 0 0 0 0 0
0 0 0 1 0 0 0 0 0 0 0 0
0 0 1 0 0 0 0 0 0 0 0 0
0 1 0 0 0 0 0 0 0 0 0 0
0 1 0 0 0 0 0 0 0 0 0 0
0 1 0 0 0 0 0 0 0 0 0 0
1 0 0 0 0 0 0 0 0 0 0 0
1 0 0 0 0 0 0 0 0 0 0 0
1 0 0 0 0 0 0 0 0 0 0 0
1 0 0 0 0 0 0 0 0 0 0 0
0 1 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 1
0 0 0 0 0 0 0 0 0 0 1 0
0 0 0 0 0 0 0 0 0 1 0 0
0 0 0 0 0 0 0 0 1 0 0 0
0 0 0 0 0 0 0 1 0 0 0 0
0 0 0 0 0 0 1 0 0 0 0 0
0 0 0 0 0 1 0 0 0 0 0 0
0 0 0 0 1 0 0 0 0 0 0 0
0 0 0 1 0 0 0 0 0 0 0 0
0 0 1 0 0 0 0 0 0 0 0 0
0 1 0 0 0 0 0 0 0 0 0 0
1 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 ]
0 0 0 0 0 0 0 0 0 0 1 0
0 0 0 0 0 0 0 0 0 1 0 0
0 0 0 0 0 0 0 0 1 0 0 0
0 0 0 0 0 0 0 1 0 0 0 0
0 0 0 0 0 0 0 1 0 0 0 0
0 1-H0 0 1 0 0 0 0 0 0 0 10 0 0 0
-0 1-110 0 1 00000001000 0
-0 1-110 0 1 0 0 0 0 0 0 10 0 0 0 0
0 1-110 0 1 00000010 0 0 00
01-1100 1 0 0 0 0 0 0 10 0 0 0 0
0-1-110 1 0 0 0 0 0 0 10 0 0 0 0
-0 1-110 0 1 0 0 0 0 0 1 0 0 0 0 0 0
0 1-1 i0 0 1 0 0 0 0 0 1 0 0 0 0 0 0
0-1-110 1 0 0 0 0 0 1 0 0 0 0 0 V.I
01-1100 1 0 0 0 0 0 1 0 0 0 0 0 0
-0--1--110 0 1 0 0 0 0 10 0 0 0 0 0 0
01-1100 1 0 0 0 0 10 0 0 0 0 0 0
0 1-110 0 1 0 0 0 0 1 0 0 0 0 0 0 0
--0-1--110 1 0 0 0 0 10 0 0 0 0 0 0
01-1100 1 0 0 0 10 0 0 0 0 0 0 0
--0-1-110 1 0 0 0 10 0 0 0 0 0 0 0
-0 1-110 0 1 0 0 0 10 0 0 0 0 0 0 0
0 1-110 0 i 0 0 0 10 0 0 0 0 0 0 0
-0-1-110 1 0 0 10 0 0 0 0 0 0 0 0
0 1-1 10-- --0-1 0 0 10 0 0 0 0 0 0 0 0
01-1100 1 0 0 10 0 0 0 0 0 0 0 0
_0_... 1-110 0-1 0 0 10 0 0 0 0 0 0 0 0
1-110 1 1 0 0 0 0 0 0 0 0 0 0 0 1
1-110 1 1 0 0 0 0 0 0 0 0 0 0 10
1-110 1 1 0 0 0 0 0 0 0 0 0 1 0 0
1-110 1 1 0 0 0 0 0 0 0 0 10 0 0
1-110 1 1 0 0 0 0 0 0 0 10 0 0 0
1-110 1 1 0 0 0 0 0 0 3 0 0 0 0 0
1-110 1 1 0 0 0 0 0 10 0 0 0 0 0
1-110 1 1 0 0 0 0 10 0 0 0 0 0 0
1-110 1 1 0 0 0 10 0 0 0 0 0 0 0
1-110 1 1 0 0 1 0 0 0 0 0 0 0 0 0
0-111101-11 10 0 0 0 0 0 0 0 0 0 0
--01 111 0 10 0 0 0 0 0 0 0 0 0
0100111 11 0 0 10 0 0 0 0 0 0 0 0 0
0111110 11 1 0 0 0 0 0 0 0 0 0 0 0
_._. 10 0_-l_l 0 10 0 0 0 0 0 0 0 0 0
X H 1 010000000000
10001110-1 0 0 10 0 0 0 0 0 0 0 0 0
--_ 1-001 1 1 1 1 0 0 10 0 0 0 0 0 0 0 0 0
1-1011011 0 1 0 0 0 0 0 0 0 0 0 0
10111100-1 " ! 0 0 000000000
1-1111011 * 00000 0 00000
_-H 1 1 010 0000000 0 0
1100111-1 0 0 10 0 0 0 0 0 0 0 0 0
1110110-1 010000000 0 00
1111110-1 1 0 0 0 0 0 0 0 0 0 0 0
111 1 1 1 000000000 0 0
111-101101 10 0 0 0 0 0 0 0 0 0 0
1111 1 1 00000000 0 00
111110110 10 0 0 0 0 0 0 0 0 0 0
. e
VI
step : espresso sample. eqn > sample. esp
/* sample. esp */
. na sample
. i 1 b b c? d c h i
.j
k 1 f o rn n a g p q r s t u v i
c 1 x 1 <J 1 e 1 y 1 g 1 f 1 i 1 h 1
.ob f0 f f3 f4 fz> fb f7 fa f9 f!0 fil fl
. i 37
. o 1
. p 140
0- 00 i j 1 1 - 1 1 0 0 1 0000000000
--0 1 00 1 1 1 -- 1 1 0 v;i X 0000000000
- - 1 000 1 1 1 0- 3 0 0 1 0000000000
0-1 1 1 101-1 1 100000000000
--0 1 1 i i 10-- 1 1 1 00000000000
1 1 1-10 J 10 1 100000000000
i 1 1 1 1 0 1 1 0 1 00000000000
1-001 111 1 0 010000000000
1 1001 1 i-1 0 010000000000
1011 1 100-1 100000000000
--i-1 1 i I0i i 100000000000
~~1 1 1 1 1 10 - 1 100000000001 I
-- 3 ~ 101 101 1 010000000000
- 1 1 1 0 1 1 0- 1 0 1 0000000000
0-0 3. 100 1 010000000000
0-0 1 3 00 .1. 100000000000
1 J j j 1 i 00000000000
111 1 1 100000000000
0 j-J 1 J 010000000000
01 1 1 1 010000000000
0000 1 000000001000
0000 1 000000000100
0000 1 0000000000 1 0
0000 1- 000000000001
1 -11 0 i . 1 00000000 1 000
1-1 10 1 1 000000000100
1-1 10 1 1 000000000010
1-! 10 1 1 000000000001
1 0 0- 1-1 0 1 0000000000
0000 1 010000000000
0000 1 100000000000
0000 1 00 1 000000000
0000 1 000100000000
0000 1 0000 1 0000000
0000 1 00000 i 000.000
0000 1 000000100000
bl
VI 1
000000010000
001000000000
000 1 00000000
0000 !
1-1 10 1 1
1-11 0 1 1 0000 1 0000000
1-11 0 1 1 00000 1 000000
j _ 1 10 j ^ 000000100000
1 _ 1 10 1 ^ 0000000 1 0000
Gl 1 100 i 001000000000
0 .. H00 1 000100000000
0-_. 1 100 1 000010000000
0. ._ 1 1 00 1 00000 1 000000
01 100 j 000000100000
0. 1 100 1 000000010000
-0 1 10 0..J 001000000000
0 1 10 0_1 _ 001000000000
~ * 10 & 1 000100000000
0 ! !0 0 i 000100000000
... 0 j 10 0 1 000010000000
0 1 10 0 j 000010000000
-.0 1 10 0 j 000001000000
0 1 10 0 1 000001000000
-0 1 ) 0 0 1 000000100000
0 1 1 W 0 1 000000100000
...0 1 10 0 ^ 000000010000
0 1 10 0 1 000000010000
001 1 1 0 100000000000
0--01 10 1 010000000000
--0--01 10 1 100000000000
01-10 1 000000001000
01-10 J 000000000100
0 1 ... 1 0 1 0000000000 1 0
01-10 1- 000000000001
01 ...10 1 010000000000
01 - 1 0 1 1 00000000000
01-10 1 001000000000
0 1-1 0 1 000 1 00000000
0 1-1 0 1 0000 1 0000000
01-10 1 000001000000
01-10 1 000000100000
01-10 1 000000010000
1 1 1 1 0 1 0000000000
1 1 1--1 010000000000
001 1 1 000000001000
001 1 1 000000000100
001 1 1 000000000010
001 1 1 ~ 00000000000 1
1 100000000000
1 001000000000
-0
0"
-0
0"
-0
0-
-0
0-
-0
0-
-0
0"
000100000000
0000 1 0000000
000001000000
000000 1 00000
VI 1 1
-0-0
001 1--
0011-
001 1-
0011-
001 1-
0011-
001 1_
0 H0
--0 110
0 110
0 H0
0 i X0
--0 1 10
-0
0
0
110
1 10
110
1 10"
0-1 10
1
1
1
1
1
-- 1
1
1
1
1
1
1
-- 1
-0-
-0-
-0-
-0-
-0-
-0-
-0-
-0-1
-0-1
-0 1
-0 1
_0
1
-1
_!
-1
-1
-1 1
-1 1
-1 1
_1
1 ,
1
1
1
1
1_.
-0-
-0-
-0-
-0-
000000010000
010000000000
001000000000
000100000000
000010000000
000001000000
000000100000
- 000000010000
001000000000
000100000000
000010000000
000001000000
000000 100000
000000010000
001000000000
001000000000
000100000000
000100000000
000010000000
0000 i 0000000
000001000000
000001000000
000000100000
000000100000
000000010000
000000010000
000000001000
000000000100
000000000010
-1- 00000000000 i
100000000000
000000001000
000000000 100
. 1 000000000010
1 000000000001
001000000000
000100000000
000010000000
000001000000
000000100000
000000010000
100000000000
001000000000
000100000000
000010000000
000001000000
000000100000
000000010000
000000001000
000000000100
000000000010
-1- 000000000001
:t ep 3 : preo pt sa rn pie.
sa rn p lc_ o p t < d e f a u 1 1 out put rile;
/*
/ x
/ >:
r Vi
f n
1 V I
f V.
1 n
f ,--.
i n.
fn
fn.
fn
f '"'.
f n
f n
fn
* ri.
fn
t n
fn
f n
fn
fn
fn
fn.
f n.
fn.
fn
fn.
fn
1 ri.
fn
tn
. ria sampl * /
. 3 1 1> b e cl C-' h
b 1 c: 1 x 1 d 1 el
f 4. ob f 0 f f 3
. i 3 i * /
. c i 1 >: /
. p 1 40 k /
. e * /
f 0,
L' /d'
, fi, i
i f-0, I ' / n' , c, h
k f 0 , 1 0 , c , d , hi ,
' /
( f0 , L b , (.: , t : , e , i _i ,
i j k 1 f o rn n a d p q r r>
/ 1 1 3 1 f 1 l 1 h 1
*- /
) f b f / t O f 9 f 1 0 f 3 1 f 1
j, k, ' / 1 ' , i , rn, nil ) .
i , . i , !
'
,
' / 1 ' , in , r i J ; .
3 ' . j, k, ' /] ' , f II ) .
l ' , j , k , ' / i ' i ) .
.(fi?,
id,' / e5 , h, i , j, k, ' / 1' . ' /f ' , rn
( f0, Ho , h , i , i , k, ' / 1 ' , f , o J ; .
.
t f 0 , L ci , e . r i , i , j , k , ' / 1 ' . o j ) .
'_ tf0, II5 /e" , ' / i' , j, k, '/!',' /f ' , u'J )
( f 0, [hi, c, d, f , all ) .
( f0, lib, c, d, c.?, a ] ) .
.1 j
' /j'
,
' /k'
, b"J )
'
, j, k, 1, ' /p' J ) .
'
, j, k, ' /!' , gl ) .
( f 0, [ ' /h' , ' /:.
( f0, II' /'h' , ' / i
(fO, L' /d5 ,
'. (f0, II' /h' , i, k, ' /I' , gJ ) .
(f 0, H' /e' , ' /f ' , a, t\l ) .
I<f0, II' /h' , j, k, ' /l' , gJ ) -
( f 0 , [ ' / d ' , a , g II ) .
<f, C /d' , '
/h'
,
' /i'
, J, k, 1, f , rn, n, '
/p' J ) -
"
( f, L' /d' , e, '
/h'
,
' / l ' , j , k, 1 , rn, n, ' /p' i ) .
"<f, Hd, ' /e' , ' /h' , ' /i' , .j, k, 1, ' /f , rn, ' /p1 J >
(f, [.ci, ' /h' , ' /i' , J, k, 1, f, o,
' /p' J ) .
"
( f, Cd, e, ' /IT ,
' / i ' , j , k, 1 , o, '
/p' 1 ) .
<f, rd, h, ' /i' , j, k, ' /I' , f,oID.
<f, lld,e,h, ' ,.j,k,
' /l'
, oil).
_<f',
[' /e'
,
' /i'
, j, k, '/!',' /f
'
,qll).
_
( f , C
' / d ' , f , rn , n , a J ) .
(f, L' /d' , e, rn, n, a 3 ) .
~(f, hid, ' /e' , ' /f ,m,all) .
~(f, C /h' , ' /i' , ' /.j' , ' /k' , qJ).
~(f, C /d' , ' /i' , j, k, ' /l' , qJ)
"<f, L' /h' , i, k, ' /l' , qll )
(f, Cd, f , -', aJ ) .
(f, Cd, e, o, aJ ) .
fn
._
( f, c /h' , ' /i' ,.j,k,q3).
fn.. ( f3, c /h' , ' /i' , ' /.}> , ' /k' ,r3>
f"_ < f3, r.f!,.), k , ' / 1 ' , p , s 3 ) .
fn_ ( f3, c /e5 , j, k, ' /l' , ' /f ' , r3 ) .
f "'._ ( f3, c /c' , i,k,'/l',' /p', r] ) .
f < f 3, L' /b' , j, k,'/l' , r3 > .
fn
_
( f3, LI' /IV , i, k, ' /l' , r3 ) .
fn_. ^ f3, f /e' , ' /f ' , a, rl ) .
fn_( f3, C /h' , ' /i' , ,j, k, r3 ) .
(">'... * f3, L' /d' , j, k, ' /l' , r] ) .
fn._ ( f3, II' /c' , a, ' /p' , r3 ) .
fr.~"< f3, [.' /b' , a, ' /p' , r3 ) .
*">.._ < f3, Cca, p, s3 ) .
f3, L' /d' , a, rll ) .
f n
._ f4, II" /h' , ' /i' , ' /.j' , ' /k' , t3 )
fn.. f4, Cli)J. k, ' /I' , p, ull ) .
f"^'... f4, II1 / e ' , j,k,'/l' /f , t3 ) .
* 'Vl f4, r /c' , j,k, ' /]',' /p', til ) .
fn.. f4, c /b' /l' /p' , t3 ) .
fri_. ;t4, L /h' , i, k, ' /I' , t3 ) .
fn.. f4, C /e' , ' / f ' , a , t 3 ) .
fn. (f4, [. /h' , ' /i' , j, k, t3 ) .
1">'_ ,f4, C /d' , j, k, ' /l' , t3 ) .
f n
_ (f4, [. /c' , a, ' /p' , til ) .
fn.. Cf4, c /b' , a, ' /p' , t J ) .
f n_ ( f 4, c<=>, P, u3 ) .
fn._ (f4, II
' /d'
, a, t3 ) .
fn_ (f5, c /h' , ' /i' , '
/j'
,
' /k'
,v3)
fn.. (f5, Cl->, J! k,'/l',p,w3).
fr._ <f5, c ' /e' ,.i,k, ' /l' ,
' /f , v3 ) .
f>'.. (f5, c /C ,.j, k, '
/l'
,
' /p'
, v3 ) .
fr._. (f5, c /b' ,.j,k, '
/1<
, '/p', v3 ) .
f.. (f5, II
' /h'
, i, k, ' /l' , v3 ).
f>' Cf3, L ' /e' , ' /f , a, v3 ) .
fX_ (fS, C ' /h' , '
/i'
, j, k, v3 ) .
f^r (f5, c ' /d' , j, k,
' /l'
, v3 ) .
fn. (fS, c
' /e'
, a,
' /p'
, v3 ) .
fri_. <f5, c ' /b' , a, '
/p'
, v3 ) .
Fr.l (f5, c a, p, w3 ) .
fi''- (fE., c ' /d' , a, v3 ) .
fr... (fb, II /h' ,
' /i'
,
' /.j'
,
' /k'
, x3 )
f" (ft., c " i 3 i k,
' /l'
, p, y3i .
fr. (fb, c ' /e' , j,k,
' /l'
,
' /f , x3 ) .
fn. (fb, c
' /c'
,.,,k,
' /l' /p'
, x3 ) .
fn.. (fb, c ' /b>
/l'
,
' /p'
, x3 ) .
fn. (fa, L ' /h' , i, k,
' /l'
, x3).
fri_ (fb, C i /ei ,
' / f ' , a , x 3 ) .
fr._ (fa, L ' /h' ,
' /i'
, j, k, x3 ) .
fn_ (fb, C
/d'
, j, k, ' /l' , *3>
fr._. (f&, c /c' , a,
' /p'
, x3>.
fn_ (f6, c ' /b' , a,
' /p'
, xll> .
fn_ (f6, c a, P, y3 ) .
X 1
fr_ < fb, II' /d' , a, x3 ) .
fn. ( f7, [' /h' , ' /i' , ' /.j' , ' /k' , zll).
fn._ < f"7, Cri,.j, k, ' /l' , p,a!3).
f *"'- f?, L' /e' ,.j,k, ' /l' , ' /f , z3 ) .
f>__ f"7, C /C /l' /p' , z3 ) .
fn_ f7, C /b' /l',' /p', z3 ) .
fn.. f7, II' /h' , i, k, ' /l' , z3 ) .
fn_ f7, C /e' , ' /f ' , a, z3 ) .
fn_ f/, C /h' , ' /i' , j, k, z3) .
fn_ 'f7, [' /d' , j, k, ' /l' , z3 ) .
fn
.
[f 7, C /c' , a, ' /p' , z3 ) .
fn_ f 7 , [. ' /b' , a, ' /p' , z3 ) .
fn._ (f7, C,s , p , a 1 3 ) .
f f'_ :f7, c /d' , a, z3 ) .
fn.. fa, r /h' , ' /i' , ' /.}> , ' /k' , bl3 ) .
fn". Cf8, Cii , j , k , ' / 1 ' , p , c 1 3 ) .
fn
. 'fa, c ' /e' , .j, k, ' /l' , ' /f , b 1 3 ) .
f'ri_. (fa, c /c' , j, k, ' /l' , ' /p' , b 1 3 ) .
f._ fa, r /b' , j,k, '/l','/p' , bl3 ) .
fn. :fa, c /h' , i, k, ' /l' , bl3 ) .
fn.. 1 1 a, c /e' , ' /f ' , a, bl3 ) .
fn.. (fa, c ' /h' , ' /i' , j, k, b!3 ) .
f>l_ :fa, c /d' , ,j, k, ' /l' , bl3 ) .
fn.. (fa, c /c' , a, ' /p' , bl3 ) .
fr.l (fa, c /b' , a, ' /p1 , b.13 ) .
fr (f8, L<a , p , c 1 3 ) .
fn.. .fa, c /d' , a, bl3 ) .
1~ri_. (f9, C /h' , ' /i' , ' /.j' , ' /k' , xl3 ) .
fn_ f9, Cli,j,k, ' /l',p,dl3).
fr< (f9, L1 /h' , i, k, ' /] ' , xi3 ) .
ff (f"9, II' /h' , ' /i' , .j, k, xl3 ) .
fn_ (f9, C. l, k, ' /l' , ' /p' , xl3 ) .
fn
_ f9, Cca, p, dl3 ) .
fn_ >f9, Cc=* , ' / p ' , x i 3 ) .
t~rt_ fl0, [' /h' , ' /i' , ' /.j' ,
' /k ' , e 1 3 )
f f'_ (fl0, Lh, j, k, ' /l' , P,yl3).
f^_ fl0,
I' /h'
, i, k, ' /l' , el.] )
f>'_ (f 10, [' /h' , ' /i' , .j, k, el3 ) .
ff.. f 10, [j, k, ' /l' ,
' /p'
, el3 ) -
ff' f 10, La, p, yl3) .
f"_ < f 10, [a, '
/p'
, el3 ) .
f>'.. f ii, I' /h' , ' /i' ,
' /j'
*
' /k ' , gl3>
f'''- ( f 1 1 , lh, j,k,
' /l'
,p, fl3).
f i-'_ < f ii, I'
/h'
, i, k, ' /l' ,gi3)
f"_ f ll, I' /h' , '
/i'
,.j, k, gl3)
fn_i f ll, lj, k, ' /l' ,
' /p'
, yU> -
fr'
_
( f ll, Ia , p , f 1 3 ) .
f n_ < f il, -a, '
/p'
, g!3 ) .
f r'
.
< f1, I' /h'
/.j'
,
' /k ' , ill )
f ri... < f i, -h,.j,
k,'/l'
,
p,hl3).
fn.. < f1, I' /h' , i,k,
' /l'
, il3)
fn_< f1, /h' , ' /i' , .3, k, i!3 ) -
X 1 1
fn_(fl, C.j,
fn_ (f1, [.a,
fn.. (f1, Ca,
fns. ( [f0, f
fnna. . (f0) .
fnna. ( f ) .
fnna
.
<f"3) .
fnna_ ( f 4 ) .
fnna... (f'5) .
fi'ma.. ( f 6 > .
fnna ( f / ) .
f nna. (fa).
fnna.., (f9) .
f nna. . ( f i 0 ) .
f vina ( f 1 1 >
fnna ( f i ) .
k, ' /l' , ' /p' , ill) .
p , h 1 3 ) .
' / p ' , i 1 3 ) .
', f 3, f4, f 5, ffc, f7, f a, t9, t 3 0, f il, t i3 )
t op 4 : 1 or|ript nor sampl e_c>pt
/* sample_out (default output file) */
(nor, f 0, i nvl )
(nor, i nv i , g at e34 , var 3 , 11 a t e3 1 , gat ." 9 , n a t e i
g at g . i , g at e 1 )
( ri or , n a t c 3. 4 , / j , i , 1 , / k , / d , var 3 0 , / h , / c , / b )
(nor, /c, c)
(nor, /t-i, b)
(nor, /h, h)
( nor, /d. d )
( nor , v ar 10, e , f )
(nor, /k, k)
(nor, / j , i )
(nor, var3, /.j, i, /k, h, p, /l )
(nor, /l, 1 )
( nor, gat t:3 1 , 1 , / k, h , / l , / g >
(nor, /g, g )
(nor, / i , 3 )
(nor, gate9, /j, i, 1, /k, var&, /g)
(nor, vs.r&, vav-10, /d)
( nor , gate 7 , k , j , i , h , / g )
(nor, gate6, /d, varl0, /a, /c, /b)
(nor, /a, a)
(nor, gate4, 1, /k, h, /g, /.j)
(nor, gate3, 1 , /k, /.j , / i , /h , var1)
(nor, varl, gate51 , gate50>
(nor, qateSl, /rn, varl 1 )
(nor, /m, m)
gat 6't , gat
(-
X 1 1 1
(n
(n
(n
(n
(n
( no
(nc
(nc
( vi f
( nc
(nc
( no
(n
( no
(no
(no
(nc
(nc
( nc
( nc
(nc
(no
(rn:
(m:
(nc
(m
(nc
(no
(no
(nc
(m:
( nc:
(n
(no
(nc
( no
(nc
(nc
(nc
(nc
(nc
(no
(n
(n
(n
(no
(no
(n
(n
(n
( no
(n
i i , i nv i )
, invi, nor, norl, gate3L, gate33,
, gato35, /.j, i, 1, /k, /d, var 10, /h, /a)
, gate33, /j, i, /k,fi, p, /l,varl)
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Example
/* The following data is for logic synthesis diagrams */
gate ( invert , ' /b' , Cb3 ) .
gate. ( in, b, Cb3 ) .
gate (invert, ' /c' , Cc3 ) .
qate_ (in, c, Cell).
gate, (and, gat el , C /b' , ' /c' 3 ) .
gate, (and, gate, Lb, ell ) .
gate.. ( invert ,
' /a'
, Ca3 ) .
gate ( in, a, Tall ) .
gate (and, gate3, C " /a7 , ' /b' , c2 ) .
gate, (and, gate4, [varl, ' /b' 3).
gate (and, gat eS, [varl, b3 ) .
pate, (or, f, Lvar, gate, gat el 3 )
gate (or, f3, Cgate3, gate33 ) .
gate (or, f 1 , iva^ci, gate43 ) .
gate
. (or, varl , Ca, ' /C 3 ) .
gate, (and, vat-d., C /a1 , b3 ) .
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Appendix C. Rule Base
A
B
>_>_D_I>
_^=>
Figure Cl Nor_Rule 1
B
o-
o-o H
Figure C.2 Nor_Rule 2
A
B
A
>
O
">
B t>
Figure C3 Nor_Rule 3
B
A
B
c
r>fC^E -> B o-o
Figure C4 Nor_Rule 4
11
-* Ot=0-h
Figure C5 Nor_Rule 5
o-* ->
B OM> E
Figure C6 Nor_Rule 6
111
A- DnHO B > A- >
B
Figure C.7 Nor Rule 7
A
B o B !>?>
Figure C.8 Nor_Rule 8
IV
A
L>^>^>- j^D
Figure C.9 Nand Rule 1
A
B
C
i>fCK^^
A
O
c
V
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Figure CIO Nand_Rule 2
A *V c
r> c
% A
B
N
A
s
B
*
)
B
Figure Cll Nand Rule 3
A
A
B :
C
""
CM
D~r> -> & o
Figure C.12 Nand_Rule 4
VI
A
B
.'^okiH
A
CH=0
Figure C.13 Nand_Rule 5
B
O
A
C
B
-E
Figure C.14 Nand_Rule
6
Vll
A O-r-O B>- > A- C
B
Figure C 15 Nand Rule 7
A
& > B
Figure C16 Nand_Rule 8
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